

General Description

The"J O 5652 IC IF: is a high-efficiency synchronous Buck converter that can operate over a wide input voltage range of 2.5V to 5.5V and can deliver up to 3A of output current. It integrates the main switch and synchronous switch inside, and has extremely low on-resistance to reduce conduction loss. The switching frequency is 1.0 MHz, which can reduce the size of the external inductor and output capacitor and reduce the output voltage ripple.

The"J O 56521C IF: is available in SOT23-5 / SOT23-6 / DFN2×2-8 package.

Features

- 2.5V~5.5V input voltage range
- 35uA ultra-low quiescent current
- Internal soft-start reduces chip stress
- Input Overvoltage Protection (OVP)
- Short circuit protection Hiccup mode
- Internal integrated low R_{DS(ON)} switch
- 1.0 MHz switching frequency minimizes external components
- Optimized PFM mode to improve light-load efficiency
- 100% duty cycle supports input and output low dropout operation
- RoHS Compliant and Halogen Free
- J O 5652:SOT23-5 / HO 5652C:SOT23-6 / HO 5652F: :DFN2×2-8 package

Applications

- Set-top box
- Mobile phones, handheld game consoles, media players
- Electric toys, meters, etc.

Typical Application Circuit



Power Good feature is only available in HO 5652C J O 5652F: .



Pin Configurations



Pin Description

| | PIN | | Symbol | Description |
|---------|---------|----------|--------|--|
| SOT23-5 | SOT23-6 | DFN2×2-8 | Symbol | Description |
| 1 | 1 | 7 | EN | Enable signal input pin, the chip works when input high level, do not leave the pin floating. |
| 2 | 2 | 4,8 | GND | Ground pin. |
| 3 | 3 | 6 | LX | Inductor pin. This pin should be connected to the switching node of the inductor. |
| 4 | 4 | 3 | IN | Power input pin. Use a ceramic decoupling capacitor of at least22uF to connect this pin to ground. |
| / | 5 | 2 | PG | Power Good Indicator Pin, Low If Output voltage < 90% of the regulation voltage, High Otherwise. |
| 5 | 6 | 1 | FB | Feedback pin. Connect this pin to the center point of the output divider resistor to set the output voltage. |

Ordering Information

| Type Number | Frequency | Power Good | Ordering Number | Top Mark | Package | Package Quantity |
|----------------|-----------|------------|-----------------|-----------|----------|---------------------|
| J O 5652 | 1.0 MHz | N | HO 5652 | 5652'ZZZZ | SOT23-5 | 3000PCS |
| J O 5652C | 1.0 MHz | Y | HO 5652C | 5652'ZZZZ | SOT23-6 | 3000PCS |
| HO 5652F : | 1.0 MHz | Y | HO 5652F : | 5652'ZZZZ | DFN2x2-8 | 3000PCS |



Absolute Maximum Ratings (T_A=25°C)

Note: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

| Symbol | Parameter | Min. | Max. | Unit | |
|--------------------------|---|------------------------------|---|------|------|
| V _{IN} | IN Pin Voltage Range to GND | | | 6.5 | V |
| V _{LX} | LX Pin Voltage Range | -0.3 | 6.5 | V | |
| V_{EN}, V_{FB}, V_{PG} | EN, FB, PG Volta | age | -0.3 | 6.5 | V |
| T _{STG} | Storage Junction Temp | Storage Junction Temperature | | | °C |
| TA | Operating Temperature | Operating Temperature Range | | | °C |
| 0 | Thermal Resistance, Junction to | SOT23-5/6 | - | 130 | °C/W |
| θ_{JA} | Ambient | DFN2x2-8 | -0.3 6. -0.3 6. -0.3 6. -55 15 -40 8 - 15 - 5 - 6 - 11 - 2 | 55 | °C/W |
| 0 | Thermal Devictories, Investion to Con- | SOT23-5/6 | - | 60 | °C/W |
| θ_{JC} | Thermal Resistance, Junction to Case | DFN2x2-8 | - | 15 | °C/W |
| ECD | Electrostatic Discharge Capability Human Body Model, ANSI/ESDA/JEDEC JS-001-2017 | | - | 2 | kV |
| ESD | Electrostatic Discharge C Charged Device Model, ANSI/ESDA | | - | 1 | kV |



Electrical Characteristics $(T_A=25^{\circ}C)$

$(V_{IN} = 5V, V_{OUT} = 1.8V, L = 2.2uH, C_{OUT} = 22uF$, unless otherwise specified)

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|-----------------------------|-------------------------------|--|-------|-------|-------|-------|
| $V_{\rm IN}$ | Input Voltage Range | - | 2.5 | | 5.5 | v |
| V _{UVLO} | Input UVLO threshold | V _{IN} rising | | 2.3 | 2.45 | v |
| $V_{\rm HYS}$ | UVLO hysteresis | | | 0.18 | | v |
| OVP | VIN OVP Threshold | V _{IN} rising | | 6.2 | | v |
| IQ | Quiescent Current | $I_{OUT}=0, V_{FB}=V_{REF}*105\%$ | | 35 | 65 | μΑ |
| I _{SHDN} | Shutdown Current | $V_{EN}=0V$ | | 0.1 | 10 | μΑ |
| V_{REF} | Feedback Reference Voltage | | 0.588 | 0.600 | 0.612 | v |
| R _{DS(ON)} ,P | PFET RON | | | 87 | | mΩ |
| R _{DS(ON),N} | NFET RON | | | 50 | | mΩ |
| I_{LIM} | PFET Current Limit | V _{OUT} =2.5V | 4 | | | А |
| R _{Dis} | LX Discharge Resistance | $V_{EN}=0V$ | | 50 | | Ω |
| $\mathbf{V}_{\mathrm{ENH}}$ | EN rising threshold | - | 1.5 | | | v |
| V_{ENL} | EN falling threshold | - | | | 0.4 | v |
| I _{EN_LK} | EN Leakage Current | | | 0.01 | 1.0 | uA |
| V | | PG low, FB falling HO 5652C JJ O 5652F: | | 90 | | % |
| V_{PG_TH} | Power Good Threshold | PG high , FB rising HO 5652C JJ O 5652F : | | 90 | | % |
| I _{PG_SINK} | Power Good Sink Current | HO 5652C JJ O 5652F : | | | 2 | mA |
| F | Ospilleter Freerower | I _{OUT} =1.5A | | 1.0 | | MHz |
| Fosc | Oscillator Frequency | V _{OUT} =0V | | 400 | | kHz |



| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|---------------------|---------------------------------|------------|------|------|------|-------|
| t _{ON_MIN} | Min ON Time | | | 60 | | ns |
| D _{MAX} | Max Duty Cycle | | 100 | | | % |
| T _{SS} | Soft Start Time | | | 500 | | us |
| Tsd | Thermal Shutdown Temperature | | | 165 | | °C |
| T _{HYS} | Thermal Shutdown Hysteresis | | | 25 | | °C |



Block Diagram



Power Good feature is only available in HO 5652C JJ O 5652F: .



Typical Performance Characteristics











Time(400us/Div)

Load Transient



Time(1ms/Div)



Shutdown from Enable



Load Transient

($V_{\rm IN}{=}5V, V_{\rm OUT}{=}1.8V, I_{\rm OUT}{=}1.5A \text{ to } 3A, C_{\rm ff}{=}100 pF$)









Functional Description

1. Input Protection

The chip has an under-voltage lockout function, which ensures that the chip will not start until the battery voltage reach the specified voltage, and a hysteresis function is set for UVLO to ensure that noise on the power supply does not cause system failure. When the input voltage is less than 2.5V, the chip stops working and is in a protection state. The under-voltage lockout circuit of the chip has a simple structure, low power consumption, and only a very small static power consumption, which does not affect the efficiency of the power supply, hardly increases the burden on the chip cooling system and affects the stability of the system, and enables the system to be able to work properly.

2. Soft Start

During the power-up of the chip, the output voltage rises from zero to the maximum value. Due to the effect of negative feedback, the duty cycle of the PWM control signal of the power tube changes from the maximum value and gradually decreases until the circuit is stable. Due to the existence of output filter capacitors in the circuit, it is easy to generate inrush current when charging the capacitors. At this time, a large current will flow through the power tube, which is easy to burn the circuit system. Therefore, there is a voltage soft start in the chip, and the output voltage gradually increases from 0V to the rated output voltage during power-on, reducing the inrush current received by the load.

3. Power Good (only for < A' (' \$5#< A' (' \$8,)

PG pin is an open-drain output and requires a pullup resistor. PG is actively held low in soft-start and shutdown. It is released when the output voltage rises above 90% of nominal regulation point.

4. FB Adjustment

FB is feed-back, the output voltage is divided by the resistor and then connected to this pin. The feedback voltage will be connected to the internal comparator of the chip and compared with the internal reference voltage(0.6V). The result of the comparison will control the change of the duty cycle, so as to achieve the purpose of stabilizing the voltage.

5. PWM/PFM Working Mode

The PWM/PFM hybrid control method is to stabilize the output voltage by changing the width and pulse frequency of the square wave. At full load, PWM is used, which has relatively high efficiency and a wide range of duty cycles. The PFM work mode is used at light load, which has higher efficiency than PWM.



Application Information

1. Setting the Output Voltage

The output voltage is set by an external resistor divider according to Equation:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_H}{R_L}\right) = 0.6V \times \left(1 + \frac{R_H}{R_L}\right)$$

There is no strict requirement for the feedback resistor. An R_H value greater than $10k\Omega$ is reasonable for most applications. R_L must not be higher than 100 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity.



Figure 1 Feedback Network

2. Selecting the Inductor

Most applications work best with a 1 - $2.2\mu H$ inductor. Select an inductor with a DC resistance less than $50m\Omega$ to optimize efficiency. a high-frequency, switch-mode power supply with a magnetic device produces a strong electronic magnetic inference in the system. Any shield inductor, are ideal for applications as they can decrease the influence effectively.

For most designs, estimate the inductance value with Equation:

$$\mathbf{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_s}$$

Where ΔI_L is the inductor ripple current.

Choose an inductor current that is approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation:

$$I_{PEAK} = I_{LOAD} + \frac{\Delta I_L}{2}$$

3. Selecting the Input Capacitor

A typical X5R or better grade ceramic capacitor with 6.3V rating and no less than 22μ F capacitance is recommended. To minimize the potential noise problem, we place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN}, and IN/GND pins.



When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent an excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

4. Selecting the Output Capacitor

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. Estimate the output voltage ripple with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 \times f_s \times C_{OUT}})$$

Where L is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and no less than 22μ F capacitance.

5. PCB Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For best results, follow the guidelines below.

1. Place the high-current paths (GND, IN, and LX) very close to the device with short, direct, and wide traces.

2. Place the input capacitor as close to IN and GND as possible.

3. Place the external feedback resistors next to FB.

4. Keep the switching node LX short and away from the feedback network.

5. Keep the VOUT sense line as short as possible or away from the power inductor, especially the surrounding inductor.



Package Information

SOT23-5



| | | Dimension | ns | |
|--------|----------------|-----------|-------|--|
| Symbol | In Millimeters | | | |
| | Min | NOM | Max | |
| А | 1.050 | 1.150 | 1.250 | |
| A1 | 0.000 | 0.060 | 0.150 | |
| A2 | 1.000 | 1.100 | 1.200 | |
| A3 | 0.550 | 0.650 | 0.750 | |
| D | 2.820 | 2.920 | 3.020 | |
| E1 | 1.510 | 1.610 | 1.710 | |
| Е | 2.600 | 2.800 | 3.000 | |
| b | 0.300 | 0.400 | 0.500 | |
| e | | 0.950BS0 | Ċ | |
| θ | 0° | 4° | 8° | |
| L | 0.270 | 0.420 | 0.570 | |
| с | 0.100 | 0.152 | 0.200 | |

SOT23-6





Package Information

DFN8-L 2*2





Package Information

DFN2X2-8L





| | | 1 | | |
|--------|---------------|------|------|--|
| SYMBOL | MIN | NOM | MAX | |
| А | 0.70 | 0.75 | 0.80 | |
| A1 | 0.00 | 0.02 | 0.05 | |
| b | 0.18 | 0.25 | 0.30 | |
| D | 2.00BSC | | | |
| D1 | 1.10 1.20 1.3 | | 1.30 | |
| E | 2.00BSC | | | |
| E1 | 0.50 | 0.60 | 0.70 | |
| е | 0.50 BSC | | | |
| L | 0.30 | 0.35 | 0.40 | |

TOP VIEW

-E1-



L

Å

D1





UNIT:mm

Recommended Land Pattern

BOTTOM VIEW

IDENTIFICATION DETAIL A

Notes:

PIN #1

(1) 所有尺寸都为毫米

(2) 参考JEDEC MO-229标准



J O 56521J O 5652C1J O 5652F:

High efficiency, 3A synchronous rectification Step-Down converter

Package Information

GUQR:







| 山方 | Dimensions Ir | n Millimeters | Dimensions | In Inches |
|----|---------------|---------------|------------|-----------|
| 字符 | Min | Max | Min | Max |
| А | 1. 350 | 1. 750 | 0. 053 | 0.069 |
| A1 | 0. 050 | 0. 150 | 0. 004 | 0. 010 |
| A2 | 1. 350 | 1. 550 | 0. 053 | 0. 061 |
| b | 0. 330 | 0. 510 | 0. 013 | 0. 020 |
| С | 0. 170 | 0. 250 | 0. 006 | 0. 010 |
| D | 4. 700 | 5. 100 | 0. 185 | 0. 200 |
| D1 | 3. 202 | 3. 402 | 0. 126 | 0. 134 |
| E | 3.800 | 4.000 | 0. 150 | 0. 157 |
| E1 | 5.800 | 6. 200 | 0. 228 | 0. 244 |
| E2 | 2. 313 | 2. 513 | 0. 091 | 0. 099 |
| е | 1. 270 (BSC) | | 0. 050 | (BSC) |
| L | 0. 400 | 1. 270 | 0. 016 | 0. 050 |
| θ | 0° | 8° | 0 ° | 8° |